



# **12-Bit, Quad Channel, Ultra-Low Glitch, Voltage Output DIGITAL-TO-ANALOG CONVERTER with 2.5V, 2ppm/**°**C Internal Reference**

- Relative Accuracy: 0.5LSB
- 
- • **Internal Reference:**
	- **– 2.5V Reference Voltage (enabled by default)**
	- **-** 0.004% Initial Accuracy (typ)
	- **– 2ppm/**°**C Temperature Drift (typ)**
	- **– 5ppm/**°**C Temperature Drift (max)**
	- **20mA Sink/Source Capability**
- •**Power-On Reset to Zero-Scale**
- •**Ultra-Low Power Operation: 1mA at 5V**
- •**Wide Power-Supply Range: +2.7V to +5.5V** (DSP) interfaces.
- **12-Bit Monotonic Over Temperature Range**
- •
- • **Low-Power Serial Interface with Schmitt-Triggered Inputs: Up to 50MHz**
- On-Chip Output Buffer Amplifier with
- •
- **Temperature Range: –40**°**C to +105**°**C**

# **APPLICATIONS**

- **Portable Instrumentation**
- •**Closed-Loop Servo-Control**
- •
- •**Data Acquisition Systems**
- •**Programmable Attenuation**
- •**PC Peripherals**

AA.



# **<sup>1</sup>FEATURES DESCRIPTION**

The DAC7564 is a low-power, voltage-output, **Glitch Energy: 0.15nV-s** *CON* **Energy: 0.15nV-s** *CON* **Energy: 0.15nV-s** *CON* **Energy: 0.15nV-s** *CON* **Energy: 0.15nV-s EN** The device includes <sup>a</sup> 2.5V, 2ppm/°C internal reference (enabled by default), giving <sup>a</sup> full-scale output voltage range of 2.5V. The internal reference **0.004% Initial Accuracy (typ)** has an initial accuracy of 0.02% and can source up to 20mA at the  $V_{REF}H/V_{REF}OUT$  pin. The device is monotonic, provides very good linearity, and minimizes undesired code-to-code transient voltages **20mA Sink/Source Capability** (glitch). The DAC7564 uses <sup>a</sup> versatile 3-wire serial interface that operates at clock rates up to 50MHz. The interface is compatible with standard SPI™, QSPI™, Microwire™, and digital signal processor

The DAC7564 incorporates <sup>a</sup> power-on-reset circuit **Settling Time: 10**µ**s to ±0.024% Full-Scale** that ensures the DAC output powers up at zero-scale<br>Range (FSR) and remains there until a valid code is written to the and remains there until a valid code is written to the device. The device contains <sup>a</sup> power-down feature, accessed over the serial interface, that reduces the current consumption of the device to 1.3µA at 5V. **On-Chip Output Buffer Amplifier with** Power consumption is 2.9mW at 3V, reducing to 1.5µW in power-down mode. The low power **1.8V to 5.5V Logic Compatibility** consumption, internal reference, and small footprint make this device ideal for portable, battery-operated equipment.

The DAC7564 is drop-in and functionally compatible with the [DAC8164](http://focus.ti.com/docs/prod/folders/print/dac8164.html) and [DAC8564](http://focus.ti.com/docs/prod/folders/print/dac8564.html), and functionally compatible with the [DAC7565](http://focus.ti.com/docs/prod/folders/print/dac7565.html), [DAC8165](http://focus.ti.com/docs/prod/folders/print/dac8165.html) and [DAC8565](http://focus.ti.com/docs/prod/folders/print/dac8565.html). All these devices are available in a **Process Control, PLCs** TSSOP-16 package.



Please be aware that an important notice concerning availability, standard warranty, and use in critical applications of Texas Instruments semiconductor products and disclaimers thereto appears at the end of this data sheet.

SPI. QSPI are trademarks of Motorola, Inc.

Microwire is a trademark of National Semiconductor. All other trademarks are the property of their respective owners.



#### SBAS413A–FEBRUARY 2008–REVISED MARCH 2008 ... **www.ti.com**



This integrated circuit can be damaged by ESD. Texas Instruments recommends that all integrated circuits be handled with appropriate precautions. Failure to observe proper handling and installation procedures can cause damage.

ESD damage can range from subtle performance degradation to complete device failure. Precision integrated circuits may be more susceptible to damage because very small parametric changes could cause the device not to meet its published specifications.



#### **PACKAGE/ORDERING INFORMATION(1)**

(1) For the most current package and ordering information see the Package Option Addendum at the end of this document, or see the TI web site at [www.ti.com](http://www.ti.com).

### **ABSOLUTE MAXIMUM RATINGS(1)**

Over operating free-air temperature range (unless otherwise noted).



(1) Stresses above those listed under *Absolute Maximum Ratings* may cause permanent damage to the device. Exposure to absolute maximum conditions for extended periods may affect device reliability.



# **ELECTRICAL CHARACTERISTICS**

At  $AV_{DD} = 2.7V$  to 5.5V and  $-40^{\circ}C$  to +105°C range (unless otherwise noted).



(1) Linearity calculated using <sup>a</sup> reduced code range of 30 to 4050; output unloaded.

(2) Ensured by design or characterization; not production tested.



# **ELECTRICAL CHARACTERISTICS (continued)**

At  $AV_{DD} = 2.7V$  to 5.5V and  $-40^{\circ}C$  to +105°C range (unless otherwise noted).



(3) Reference is trimmed and tested at room temperature, and is characterized from –40°C to +120°C.

(4) Reference is trimmed and tested at two temperatures (+25°C and +105°C), and is characterized from  $-40^{\circ}$ C to +120°C.<br>(5) Explained in more detail in the *Application Information* section of this data sheet.

(5) Explained in more detail in the *[Application](#page-33-0) Information* section of this data sheet.

(6) Ensured by design or characterization; not production tested.

(7) Input code <sup>=</sup> 2048, reference current included, no load.

**TEXAS** INSTRUMENTS

#### **www.ti.com** ... SBAS413A–FEBRUARY 2008–REVISED MARCH 2008

### **PIN CONFIGURATIONS**



#### **PIN DESCRIPTIONS**





# <span id="page-5-0"></span>**SERIAL WRITE OPERATION**





# **TIMING REQUIREMENTS(1)(2)**

At  $AV_{DD} = IOV_{DD} = 2.7V$  to 5.5V and  $-40^{\circ}C$  to +105°C range (unless otherwise noted).



(1) All input signals are specified with t<sub>R</sub> = t<sub>F</sub> = 3ns (10% to 90% of V<sub>DD</sub>) and timed from a voltage level of (V<sub>IL</sub> + V<sub>IH</sub>)/2.

(2) See the *Serial Write [Operation](#page-5-0)* timing diagram.

(3) Maximum SCLK frequency is 50MHz at IOV $_{\sf DD}$  = V $_{\sf DD}$  = 3.6V to 5.5V and 25MHz at IOV $_{\sf DD}$  = AV $_{\sf DD}$  = 2.7V to 3.6V.



At  $T_A$  = +25°C, unless otherwise noted.

<span id="page-7-0"></span>

(1) Explained in more detail in the *[Application](#page-33-0) Information* section of this data sheet.



<span id="page-8-0"></span>

# **TYPICAL CHARACTERISTICS: Internal Reference (continued)**

At  $T_A$  = +25°C, unless otherwise noted.











2.505 2.504 2.503 2.501 2.502  $+120^{\circ}$ C











Texas

INSTRUMENTS

**TYPICAL CHARACTERISTICS: DAC at AV<sub>DD</sub> = 5V (continued)** 



Texas **INSTRUMENTS** 

SBAS413A–FEBRUARY 2008–REVISED MARCH 2008 ... **www.ti.com**

# **TYPICAL CHARACTERISTICS: DAC at AV<sub>DD</sub> = 5V (continued)**



**[DAC7564](http://focus.ti.com/docs/prod/folders/print/dac7564.html)**

<span id="page-12-0"></span>

# **TYPICAL CHARACTERISTICS: DAC at AV<sub>DD</sub> = 5V (continued)**





# **TYPICAL CHARACTERISTICS: DAC at AV<sub>DD</sub> = 5V (continued)**



**[DAC7564](http://focus.ti.com/docs/prod/folders/print/dac7564.html)**

# Texas **INSTRUMENTS**

**www.ti.com** ... SBAS413A–FEBRUARY 2008–REVISED MARCH 2008

# **TYPICAL CHARACTERISTICS: DAC at AV<sub>DD</sub> = 5V (continued)**

At  $T_A$  = +25°C, external reference used, DAC output not loaded, and all DAC codes in straight binary data format, unless otherwise noted.



# **FULL-SCALE SETTLING TIME: FULL-SCALE SETTLING TIME:**



Time  $(2<sub>µ</sub>s/div)$ 







**5V RISING EDGE 5V FALLING EDGE**



Time  $(2<sub>µ</sub>s/div)$ 







# **TYPICAL CHARACTERISTICS: DAC at AV<sub>DD</sub> = 5V (continued)**





# <span id="page-16-0"></span>**INSTRUMENTS**

Texas

# **TYPICAL CHARACTERISTICS: DAC at AV<sub>DD</sub> = 5V (continued)**



- (1) Explained in more detail in the *[Application](#page-33-0) Information* section of this data sheet.
- (2) See the *[Application](#page-33-0) Information* section for more information.



<span id="page-17-0"></span>SBAS413A–FEBRUARY 2008–REVISED MARCH 2008 ... **www.ti.com**

# **TYPICAL CHARACTERISTICS: DAC at AV<sub>DD</sub> = 3.6V**







**www.ti.com** ... SBAS413A–FEBRUARY 2008–REVISED MARCH 2008

**TYPICAL CHARACTERISTICS: DAC at AV<sub>DD</sub> = 2.7V** 



SBAS413A–FEBRUARY 2008–REVISED MARCH 2008 ... **www.ti.com**

**TYPICAL CHARACTERISTICS: DAC at AV<sub>DD</sub> = 2.7V (continued)** 



**[DAC7564](http://focus.ti.com/docs/prod/folders/print/dac7564.html)**



# **TYPICAL CHARACTERISTICS: DAC at AV<sub>DD</sub> = 2.7V (continued)**





# **TYPICAL CHARACTERISTICS: DAC at AV<sub>DD</sub> = 2.7V (continued)**

<span id="page-21-0"></span>



Texas **INSTRUMENTS** 

# **TYPICAL CHARACTERISTICS: DAC at AV<sub>DD</sub> = 2.7V (continued)**



**EXAS** INSTRUMENTS

SBAS413A–FEBRUARY 2008–REVISED MARCH 2008 ... **www.ti.com**

# **TYPICAL CHARACTERISTICS: DAC at AV<sub>DD</sub> = 2.7V (continued)**



Texas **INSTRUMENTS** 

**www.ti.com** ... SBAS413A–FEBRUARY 2008–REVISED MARCH 2008

# **THEORY OF OPERATION**

# **DIGITAL-TO-ANALOG CONVERTER (DAC)**

The DAC7564 architecture consists of <sup>a</sup> string DAC followed by an output buffer amplifier. Figure 92 shows <sup>a</sup> block diagram of the DAC architecture.



**Figure 92. DAC7564 Architecture**

The input coding to the DAC7564 is straight binary, so the ideal output voltage is given by Equation 1.

$$
V_{\text{OUT}}X = 2 \times V_{\text{REF}}L + (V_{\text{REF}}H - V_{\text{REF}}L) \times \frac{D_{\text{IN}}}{4096} \tag{1}
$$

where  $D_{IN}$  = decimal equivalent of the binary code that is loaded to the DAC register; it can range from 0 to 4095. X represents channel A, B, C, or D.

# **RESISTOR STRING**

The resistor string section is shown in Figure 93. It is simply <sup>a</sup> string of resistors, each of value *R*. The code loaded into the DAC register determines at which node on the string the voltage is tapped off to be fed into the output amplifier by closing one of the switches connecting the string to the amplifier. It is monotonic because it is <sup>a</sup> string of resistors.



**Figure 93. Resistor String**

# **OUTPUT AMPLIFIER**

The output buffer amplifier is capable of generating rail-to-rail voltages on its output, giving an output range of 0V to  $\bar{A}V_{DD}$ . It is capable of driving a load of 2kΩ in parallel with 1000pF to GND. The source and sink capabilities of the output amplifier can be seen in the Typical [Characteristics](#page-7-0). The slew rate is 2.2V/µs, with <sup>a</sup> full-scale settling time of 8µ<sup>s</sup> with the output unloaded.

#### <span id="page-25-0"></span>SBAS413A–FEBRUARY 2008–REVISED MARCH 2008 ... **www.ti.com**

#### **INTERNAL REFERENCE**

The DAC7564 includes a 2.5V internal reference that is enabled by default. The internal reference is externally available at the  $V_{REF}H/V_{REF}OUT$  pin. A minimum 100nF capacitor is recommended between the reference output and GND for noise filtering.

The internal reference of the DAC7564 is <sup>a</sup> bipolar transistor-based, precision bandgap voltage reference. Figure 94 shows the basic bandgap topology. Transistors  $Q_1$  and  $Q_2$  are biased such that the current density of  $Q_1$  is greater than that of  $Q_2$ . The difference of the two base-emitter voltages  $(V_{BE1} - V_{BE2})$  has a positive temperature coefficient and is forced across resistor  $R_1$ . This voltage is gained up and added to the base-emitter voltage of  $Q<sub>2</sub>$ , which has a negative temperature coefficient. The resulting output voltage is virtually independent of temperature. The short-circuit current is limited by **Figure 94. Simplified Schematic of the Bandgap** design to approximately 100mA.

#### **Enable/Disable Internal Reference**

The internal reference in the DAC7564 is enabled by default and operates in automatic mode; however, the reference can be disabled for debugging, evaluation purposes, or when using an external reference. A serial command that requires <sup>a</sup> 24-bit write sequence (see the *Serial [Interface](#page-26-0)* section) must be used to disable the internal reference, as shown in Table 1. During the time that the internal reference is disabled, the DAC functions normally using an external The DAC7564 also provides the option of keeping the reference. At this point, the internal reference is internal reference powered on all the time, regardless disconnected from the  $V_{REF}H/V_{REF}OUT$  pin (3-state of the DAC(s) state (powered up or down). To keep output). Do not attempt to drive the  $V_{REF}H/V_{REF}OUT$  the internal reference powered on, regardless of the pin externally and internally at the same time  $DAC(s)$  state, write the 24-bit serial command shown pin externally and internally at the same time DAC(s) state, write the 24-bit serial command shown<br>in Table 3.



# **Reference**

To then enable the internal reference, either perform <sup>a</sup> power-cycle to reset the device, or write the 24-bit serial command shown in Table 2. These actions put the internal reference back into the default mode. In the default mode, the internal reference powers down automatically when all DACs power down in any of the power-down modes (see the *[Power-Down](#page-29-0) Modes* section); the internal reference powers automatically when any DAC is powered up.

in Table 3.



#### **Table 1. Write Sequence for Disabling Internal Reference (internal reference always powered down—012000h)**



<span id="page-26-0"></span>Texas **INSTRUMENTS** 

#### **SERIAL INTERFACE**

The DAC7564 has <sup>a</sup> 3-wire serial interface (SYNC, SCLK, and  $D_{IN}$ ) compatible with SPI, QSPI, and Microwire interface standards, as well as most DSPs. See the Serial Write [Operation](#page-5-0) timing diagram for an example of <sup>a</sup> typical write sequence.

The DAC7564 input shift register is 24 bits wide, possible. Refer to the Typical [Characteristics](#page-7-0) section consisting of eight control bits (DB23 to DB16) and 12 for Figure 36, Figure 57, and Figure 79 (Supply consisting of eight control bits (DB23 to DB16) and 12 for [Figure](#page-21-0) 36, Figure 57, and data bits (DB15 to DB4). Bits DB0, DB1, DB2, and Current vs Logic Input Voltage). data bits (DB15 to DB4). Bits DB0, DB1, DB2, and DB3 are ignored by the DAC and should be treated as *don't care* bits. All 24 bits of data are loaded into the DAC under the control of the serial clock input, SCLK. DB23 (MSB) is the first bit that is loaded into the DAC shift register, and is followed by the rest of the 24-bit word pattern, left-aligned. This configuration means that the first 24 bits of data are latched into the shift register and any further clocking of data is ignored. The DAC7564 receives all 24 bits of data and decodes the first eight bits in order to determine the DAC operating/control mode. The 12 bits of data that follow are decoded by the DAC to determine the equivalent analog output, while the last four bits (DB3, DB2, DB1, and DB0) are ignored. The data format is straight binary with all '0's corresponding to 0V output and all '1's corresponding to full-scale output (that is,  $V_{REF}$  – 1 LSB). For all documentation purposes, the data format and representation used here is <sup>a</sup> true 12-bit pattern (that is, 0FFFh for full-scale), even if the usable 12 bits of data are extracted from <sup>a</sup> left-justified, 16-bit data format that the DAC7564 requires.

The write sequence begins by bringing the **SYNC** line low. Data from the  $D_{\text{IN}}$  line are clocked into the 24-bit shift register on each falling edge of SCLK. The serial clock frequency can be as high as 50MHz, making the DAC7564 compatible with high-speed DSPs. On the 24th falling edge of the serial clock, the last data bit is clocked into the shift register and the shift register locks. Further clocking does not change the shift register data. After 24 bits are locked into the shift register, the eight MSBs are used as control bits and the following 12 LSBs are used as data. After receiving the 24th falling clock edge, the DAC7564 decodes the eight control bits and 12 data bits to perform the required function, without waiting for <sup>a</sup> SYNC rising edge. A new write sequence starts at the next falling edge of SYNC. A rising edge of SYNC before the 24-bit sequence is complete resets the SPI interface; no data transfer occurs. After the 24th

falling edge of SCLK is received, the SYNC line may be kept LOW or brought HIGH. In either case, the minimum delay time from the 24th falling SCLK edge to the next falling SYNC edge must be met in order to properly begin the next cycle. To assure the lowest power consumption of the device, care should be taken that the levels are as close to each rail as

#### **IOV**<sub>DD</sub> AND VOLTAGE TRANSLATORS

The IOV<sub>DD</sub> pin powers the digital input structures of the DAC7564. For single-supply operation, it can be tied to  $AV_{DD}$ . For dual-supply operation, the  $IOV_{DD}$  pin provides interface flexibility with various CMOS logic families and should be connected to the logic supply of the system. Analog circuits and internal logic of the DAC7564 use  $AV<sub>DD</sub>$  as the supply voltage. The external logic high inputs translate to  $AV<sub>DD</sub>$  by level shifters. These level shifters use the  $IOV<sub>DD</sub>$  voltage as <sup>a</sup> reference to shift the incoming logic HIGH levels to AV<sub>DD</sub>. IOV<sub>DD</sub> is ensured to operate from 2.7V to 5.5V regardless of the  $AV<sub>DD</sub>$  voltage, assuring compatibility with various logic families. Although specified down to 2.7V,  $IOV<sub>DD</sub>$  operates at as low as 1.8V with degraded timing and temperature performance. For lowest power consumption, logic  $V_{\text{IH}}$  levels should be as close as possible to  $IOV_{DD}$ , and logic  $V_{IL}$  levels should be as close as possible to GND voltages.

#### **INPUT SHIFT REGISTER**

The input shift register (SR) of the DAC7564 is 24 bits wide, as shown in Table 4, and consists of eight control bits (DB23 to DB16), 12 data bits (DB15 to DB4), and four *don't care* bits. The first two control bits (DB23 and DB22) are the address match bits. The DAC7564 offers hardware-enabled addressing capability, allowing <sup>a</sup> single host to talk to up to four DAC7564s through <sup>a</sup> single SPI bus without any glue logic, enabling up to 16-channel operation. The state of DB23 should match the state of pin A1; similarly, the state of DB22 should match the state of pin A0. If there is no match, the control command and the data (DB21...DB0) are ignored by the DAC7564. That is, if there is no match, the DAC7564 is not addressed. Address matching can be overridden by the broadcast update.



#### **Table 4. Data Input Register Format**

DB23 DB12 A1 | A0 | LD1 | LD0 | 0 | DAC Select 1 | DAC Select 0 | PD0 | D11 | D10 | D9 | D8 DB11 DB0 D7 D6 D5 D4 D3 D2 D1 D0 X X X X



#### <span id="page-27-0"></span>SBAS413A–FEBRUARY 2008–REVISED MARCH 2008 ... **www.ti.com**

LD1 (DB21) and LD0 (DB20) control the loading of **DB21 <sup>=</sup> 0 and DB20 <sup>=</sup> 1: Single-channel update.** each analog output with the specified 12-bit data The data buffer and DAC register corresponding to <sup>a</sup> value or power-down command. Bit DB19 must DAC selected by DB18 and DB17 update with the always be '0'. The DAC channel select bits (DB18, contents of SR data (or power-down). DB17) control the destination of the data (or power-down command) from DAC A through DAC D. The final control bit, PD0 (DB16), selects the power-down mode of the DAC7564 channels as well as the power-down mode of the internal reference.

The DAC7564 supports <sup>a</sup> number of different load **DB21 <sup>=</sup> 1 and DB20 <sup>=</sup> 1: Broadcast update.** All the commands. The load commands include broadcast DAC7564s on the SPI bus respond, regardless of commands to address all the DAC7564s on an SPI address matching. If DB18 = 0, SR data are ignored<br>bus. The load commands are summarized as follows: and any channels from all DAC7564s update with

**DB21 <sup>=</sup> 0 and DB20 <sup>=</sup> 0: Single-channel store.** The data buffer corresponding to <sup>a</sup> DAC selected by DB18 and DB17 updates with the contents of SR data (or power-down).

**DB21 <sup>=</sup> 1 and DB20 <sup>=</sup> 0: Simultaneous update.** A channel selected by DB18 and DB17 updates with the SR data; simultaneously, all the other channels update with previously stored data (or power-down) from data buffers.

and any channels from all DAC7564s update with previously stored data (or power-down). If  $DB18 = 1$ , SR data (or power-down) update any channels of all DAC7564s in the system. This broadcast update feature allows the simultaneous update of up to 16 channels.

Refer to Table 5 for more information.



#### **Table 5. Control Matrix for the DAC7564**



<span id="page-28-0"></span>Texas **INSTRUMENTS** 

**www.ti.com** ... SBAS413A–FEBRUARY 2008–REVISED MARCH 2008

In a normal write sequence, the  $\overline{\text{SYNC}}$  line stays low The DAC7564 offers both a software and hardware for at least 24 falling edges of SCLK and the simultaneous update function. The DAC<br>addressed DAC register updates on the 24th falling double-buffered architecture has been designed so addressed DAC register updates on the 24th falling double-buffered architecture has been designed so edge. However, if SYNC is brought high before the that new data can be entered for each DAC without edge. However, if SYNC is brought high before the 24th falling edge, it acts as an interrupt to the write disturbing the analog outputs. sequence; the shift register resets and the write sequence is discarded. Neither an update of the data buffer contents, DAC register contents, nor <sup>a</sup> change in the operating mode occurs (as shown in Figure 95).

# **POWER-ON RESET TO ZERO-SCALE**

The DAC7564 contains a power-on reset circuit that controls the output voltage during power-up. On (loading DAC buffers) by setting LD0 and LD1 to '0'.<br>power-up, the DAC registers are filled with zeros and Multiple single-channel updates can be done in order power-up, the DAC registers are filled with zeros and Multiple single-channel updates can be done in order<br>the output voltages are set to zero-scale: they remain to set different channel buffers to desired values and the output voltages are set to zero-scale; they remain to set different channel buffers to desired values and<br>that way until a valid write sequence and load then make a rising edge on LDAC. Data buffers of all that way until a valid write sequence and load then make a rising edge on LDAC. Data buffers of all<br>command are made to the respective DAC channel. channels must be loaded with desired data before an command are made to the respective DAC channel. channels must be loaded with desired data before an<br>The power-on reset is useful in applications where it LDAC rising edge. After a low-to-high LDAC The power-on reset is useful in applications where it LDAC rising edge. After a low-to-high LDAC<br>is important to know the state of the output of each transition, all DACs are simultaneously updated with is important to know the state of the output of each transition, all DACs are simultaneously updated with DAC while the device is in the process of powering the contents of the corresponding data buffers. If the DAC while the device is in the process of powering the contents of the corresponding data buffers. If the up. No device pin should be brought high before contents of a data buffer are not changed by the up. No device pin should be brought high before contents of a data buffer are not changed by the up-<br>the content is applied to the device. The internal reference serial interface, the corresponding DAC output power is applied to the device. The internal reference serial interface, the corresponding DA is powered on by default and remains that way until a remains unchanged after the LDAC trigger. is powered on by default and remains that way until a valid reference-change command is executed.

No device pin should be brought high before power is applied to the device. The internal reference is For normal operation, the enable pin must be driven<br>powered on by default and remains that way until a to a logic low. If the enable pin is driven high, the powered on by default and remains that way until a to a logic low. If the enable pin is driven high, the valid reference-change command is executed. DAC7564 stops listening to the serial port. However,

### **SYNC INTERRUPT LDAC FUNCTIONALITY**

DAC7564 data updates are *synchronized* with the falling edge of the 24th SCLK cycle, which follows <sup>a</sup> falling edge of SYNC. For such *synchronous* updates, the LDAC pin is not required and it must be connected to GND permanently. The LDAC pin is used as <sup>a</sup> positive edge triggered timing signal for *asynchronous* DAC updates. To do an LDAC

# **ENABLE PIN**

DAC7564 stops listening to the serial port. However, SCLK,  $\overline{SYNC}$ , and  $D_{IN}$  must not be kept floating, but must be at some logic level. This feature can be useful for applications that share the same serial port.



**Figure 95. SYNC Interrupt Facility**

### <span id="page-29-0"></span>**POWER-DOWN MODES**

The DAC7564 has two separate sets of power-down commands. One set is for the DAC channels and the other set is for the internal reference. For more information on powering down the reference, see the *[Enable/Disable](#page-25-0) Internal Reference* section. The advantage of this switching is that the output

#### **DAC Power-Down Commands**

The DAC7564 uses four modes of operation. These modes are accessed by setting three bits (PD2, PD1, and PD0) in the shift register. Table 6 shows how to control the operating mode with data bits PD0 (DB16), PD1 (DB15), and PD2 (DB14).



1 | 1 | 1 | Output high-impedance

0 | Output typically 100kΩ to GND

**Table 6. DAC Operating Modes**

The DAC7564 treats the power-down condition as data; all the operational modes are still valid for power-down. It is possible to broadcast <sup>a</sup> power-down condition to all the DAC7564s in <sup>a</sup> system; it is also possible to simultaneously power-down <sup>a</sup> channel while updating data on other channels.

When the PD0 bit is set to '0', the device works normally with its typical current consumption of 1mA at 5.5V with an input code <sup>=</sup> 2048. The reference current is included with the operation of all four

DACs. However, for the three power-down modes, the supply current falls to 1.3µA at 5.5V (0.5µA at 3.6V). Not only does the supply current fall, but the output stage also switches internally from the output of the amplifier to <sup>a</sup> resistor network of known values.

impedance of the device is known while it is in power-down mode. As described in Table 6, there are three different power-down options.  $V_{\text{OUT}}$  can be connected internally to GND through <sup>a</sup> 1kΩ resistor, <sup>a</sup> 100kΩ resistor, or open circuited (High-Z). The output stage is shown in Figure 96. In other words, DB16, DB15, and DB14 = '111' represent a power-down condition with Hi-Z output impedance for <sup>a</sup> selected channel. '101' represents <sup>a</sup> power-down condition with 1kΩ output impedance, and '110' represents a **POWEr-down condition with 100kΩ output impedance.** 



**Figure 96. Output Stage During Power-Down**

All analog channel circuitries are shut down when the power-down mode is exercised. However, the contents of the DAC register are unaffected when in power down. The time required to exit power-down is typically 2.5 $\mu$ s for  $V_{DD} = 5V$ , and 5 $\mu$ s for  $V_{DD} = 3V$ . See the Typical [Characteristics](#page-7-0) for more information.





### **OPERATING EXAMPLES: DAC7564**

For the following examples, ensure that DAC pins A0 and A1 are both connected to ground. Pins A0 and A1 must always match data bits DB22 and DB23 within the SPI write sequence/protocol. X <sup>=</sup> *don't care*; value can be either '0' or '1'.

#### **Example 1: Write to Data Buffer A Through Buffer D; Load DAC A Through DAC D Simultaneously**

•1st: Write to data buffer A:



#### •2nd: Write to data buffer B:



#### •3rd: Write to data buffer C:



#### •4th: Write to data buffer D and simultaneously update all DACs:



The DAC A, DAC B, DAC C, and DAC D analog outputs simultaneously settle to the specified values upon completion of the 4th write sequence. (The DAC voltages update simultaneously after the 24th SCLK falling edge of the fourth write cycle).

### **Example 2: Load New Data to DAC A Through DAC D Sequentially**

•1st: Write to data buffer A and load DAC A: DAC A output settles to specified value upon completion:



•2nd: Write to data buffer B and load DAC B: DAC B output settles to specified value upon completion:



•3rd: Write to data buffer C and load DAC C: DAC C output settles to specified value upon completion:



#### •4th: Write to data buffer D and load DAC D: DAC D output settles to specified value upon completion:



After completion of each write cycle, DAC analog output settles to the voltage specified.

**NSTRUMENTS** 

ÈXAS

### Example 3: Power-Down DAC A and DAC B to 1kΩ and Power-Down DAC C and DAC D to 100kΩ **Simultaneously**





•2nd: Write power-down command to data buffer B: DAC B to 1kΩ.



•3rd: Write power-down command to data buffer C: DAC C to 100kΩ.



•4th: Write power-down command to data buffer D: DAC D to 100kΩ and simultaneously update all DACs.



The DAC A, DAC B, DAC C, and DAC D analog outputs simultaneously power-down to each respective specified mode upon completion of the fourth write sequence.

### **Example 4: Power-Down DAC A Through DAC D to High-Impedance Sequentially**

• 1st: Write power-down command to data buffer A and load DAC A: DAC A output = Hi-Z:



2nd: Write power-down command to data buffer B and load DAC B: DAC B output <sup>=</sup> Hi-Z:



3rd: Write power-down command to data buffer C and load DAC C: DAC C output <sup>=</sup> Hi-Z:



•4th: Write power-down command to data buffer D and load DAC D: DAC D output <sup>=</sup> Hi-Z:



The DAC A, DAC B, DAC C, and DAC D analog outputs sequentially power-down to high-impedance upon completion of the first, second, third, and fourth write sequences, respectively.



**www.ti.com** ... SBAS413A–FEBRUARY 2008–REVISED MARCH 2008

#### **Example 5: Power-Down All Channels Simultaneously while Reference is Always Powered Up**

•1st: Write sequence for enabling the DAC7564 internal reference all the time:



2nd: Write sequence to power-down all DACs to high-impedance:



The DAC A, DAC B, DAC C, and DAC D analog outputs sequentially power-down to high-impedance upon completion of the first and second write sequences, respectively.

#### **Example 6: Write <sup>a</sup> Specific Value to All DACs while Reference is Always Powered Down**

• 1st: Write sequence for disabling the DAC7564 internal reference all the time (after this sequence, the DAC7564 requires an external reference source to function):



#### •2nd: Write sequence to write specified data to all DACs:



The DAC A, DAC B, DAC C, and DAC D analog outputs simultaneously settle to the specified values upon completion of the fourth write sequence. (The DAC voltages update simultaneously after the 24th SCLK falling edge of the fourth write cycle). Reference is always powered-down.

#### Example 7: Write a Specific Value to DAC A, while Reference is Placed in Default Mode and All Other **DACs are Powered Down to High-Impedance**

• 1st: Write sequence for placing the DAC7564 internal reference into default mode. Alternately, this step can be replaced by performing <sup>a</sup> power-on reset (see the *[Power-On](#page-28-0) Reset* section):



 2nd: Write sequence to power-down all DACs to high-impedance (after this sequence, the DAC7564 internal reference powers down automatically):



• 3rd: Write sequence to power-up DAC A to <sup>a</sup> specified value (after this sequence, the DAC7564 internal reference powers up automatically):



The DAC B, DAC C, and DAC D analog outputs simultaneously power-down to high-impedance, and DAC A settles to the specified value upon completion.



# **APPLICATION INFORMATION**

### <span id="page-33-0"></span>**INTERNAL REFERENCE**

The internal reference of the DAC7564 does not require an external load capacitor for stability because it is stable with any capacitive load. However, for improved noise performance, an woltage over varying temperature. The drift is external load capacitor of 150nF or larger connected to the  $V_{REF}H/\dot{V}_{REF}OUT$  output is recommended. Figure 97 shows the typical connections required for operation of the DAC7564 internal reference. A supply bypass capacitor at the  $AV<sub>DD</sub>$  input is also recommended.



#### **Figure 97. Typical Connections for Operating the DAC7564 Internal Reference**

### **Supply Voltage**

The internal reference features an extremely low dropout voltage. It can be operated with <sup>a</sup> supply of only 5mV above the reference output voltage in an unloaded condition. For loaded conditions, refer to the *Load [Regulation](#page-34-0)* section. The stability of the internal reference with variations in supply voltage (line regulation, dc PSRR) is also exceptional. Within the specified supply voltage range of 2.7V to 5.5V, the variation at  $V_{REF}H/V_{REF}OUT$  is less than 10 $\mu$ V/V; see the Typical [Characteristics](#page-7-0).

#### **Temperature Drift**

The internal reference is designed to exhibit minimal drift error, defined as the change in reference output calculated using the *box* method described by Equation 2:

$$
\text{Drift Error} = \left(\frac{V_{\text{REF\_MAX}} - V_{\text{REF\_MIN}}}{V_{\text{REF}} \times T_{\text{RANGE}}}\right) \times 10^6 \text{ (ppm/°C)}\tag{2}
$$

Where:

 $V_{REF_{MAX}}$  = maximum reference voltage observed within temperature range  $T_{\text{RANGE}}$ .

 $V_{REF~MIN}$  = minimum reference voltage observed within temperature range  $T_{\text{RANGE}}$ .

 $V_{REF}$  = 2.5V, target value for reference output voltage.

The internal reference (grade C only) features an exceptional typical drift coefficient of 2ppm/°C from  $-40^{\circ}$ C to +120 $^{\circ}$ C. Characterizing a large number of units, <sup>a</sup> maximum drift coefficient of 5ppm/°C (grade C only) is observed. Temperature drift results are summarized in the Typical [Characteristics](#page-7-0).

#### **Noise Performance**

Typical 0.1Hz to 10Hz voltage noise can be seen in [Figure](#page-8-0) 8, *Internal Reference Noise*. Additional filtering can be used to improve output noise levels, although care should be taken to ensure the output impedance does not degrade the ac performance. The output noise spectrum at  $V_{REF}H/V_{REF}OUT$  without any external components is depicted in [Figure](#page-8-0) 7, *Internal Reference Noise Density vs Frequency*. Another noise density spectrum is also shown in [Figure](#page-8-0) 7. This spectrum was obtained using <sup>a</sup> 4.8µF load capacitor at  $V_{REF}H/V_{REF}OUT$  for noise filtering. Internal reference noise impacts the DAC output noise; see the *DAC Noise [Performance](#page-34-0)* section for more details.

<span id="page-34-0"></span>

#### **www.ti.com** ... SBAS413A–FEBRUARY 2008–REVISED MARCH 2008

Load regulation is defined as the change in reference Thermal hysteresis for a reference is defined as the output voltage as <sup>a</sup> result of changes in load current. change in output voltage after operating the device at The load regulation of the internal reference is  $+25^{\circ}$ C, cycling the device through the operating measured using force and sense contacts as shown temperature range, and returning to +25°C. in Figure 98. The force and sense lines reduce the Hysteresis is expressed by Equation 3: impact of contact and trace resistance, resulting in accurate measurement of the load regulation contributed solely by the internal reference. Measurement results are summarized in the [Typical](#page-7-0) [Characteristics](#page-7-0). Force and sense lines should be used for applications that require improved load regulation.  $V_{H \text{YST}}$  = thermal hysteresis.



#### **Figure 98. Accurate Load Regulation of the DAC7564 Internal Reference**

#### **Long-Term Stability**

Long-term stability/aging refers to the change of the output voltage of <sup>a</sup> reference over <sup>a</sup> period of months or years. This effect lessens as time progresses (see [Figure](#page-7-0) 6, the typical long-term stability curve). The typical drift value for the internal reference is 50ppm from 0 hours to 1900 hours. This parameter is characterized by powering-up and measuring 20 units at regular intervals for <sup>a</sup> period of 1900 hours.

#### **Load Regulation Thermal Hysteresis**

$$
V_{HYST} = \left(\frac{|V_{REF\_PRE} - V_{REF\_POST}|}{V_{REF\_NOM}}\right) \times 10^6 \text{ (ppm/°C)}\tag{3}
$$

Where:

 $V_{REF\ PRE}$  = output voltage measured at +25°C pre-temperature cycling.

 $V_{REF\ POST}$  = output voltage measured after the device cycles through the temperature range of –40°C to +120°C, and returns to +25°C.

#### **DAC NOISE PERFORMANCE**

Typical noise performance for the DAC7564 with the internal reference enabled is shown in [Figure](#page-16-0) 54 to [Figure](#page-16-0) 56. Output noise spectral density at the  $V_{\text{OUT}}$ pin versus frequency is depicted in [Figure](#page-16-0) 54 for full-scale, midscale, and zero-scale input codes. The typical noise density for midscale code is 120nV/ $\sqrt{Hz}$ at 1kHz and 100nV/√Hz at 1MHz. High-frequency noise can be improved by filtering the reference noise as shown in [Figure](#page-16-0) 55, where <sup>a</sup> 4.8µF load capacitor is connected to the  $V_{REF}H/V_{REF}OUT$  pin and compared to the no-load condition. Integrated output noise between 0.1Hz and 10Hz is close to  $6\mu V_{\text{PP}}$ (midscale), as shown in [Figure](#page-16-0) 56.

×

Texas **INSTRUMENTS** 

SBAS413A–FEBRUARY 2008–REVISED MARCH 2008 ... **www.ti.com**

#### **BIPOLAR OPERATION USING THE DAC7564**

The DAC7564 is designed for single-supply operation, but <sup>a</sup> bipolar output range is also possible using the circuit in either Figure 99 or Figure 100. The circuit shown gives an output voltage range of  $\pm V_{\text{REF}}$ . Rail-to-rail operation at the amplifier output is achievable using an [OPA703](http://focus.ti.com/docs/prod/folders/print/opa703.html) as the output amplifier.

The output voltage for any input code can be calculated with Equation 4:

 $\overline{\phantom{0}}$ 

$$
V_{O} = \left(V_{REF} \times \left(\frac{D}{4096}\right) \times \left(\frac{R_{1} + R_{2}}{R_{1}}\right) - V_{REF} \times \left(\frac{R_{2}}{R_{1}}\right)\right)
$$
\n(4)

where *D* represents the input code in decimal  $(0-4095)$ .

With V<sub>REF</sub>H = 5V, R<sub>1</sub> = R<sub>2</sub> = 10kΩ.  
\nV<sub>O</sub> = 
$$
\left(\frac{10 \times D}{4096}\right)
$$
 – 5V (5)

This result has an output voltage range of  $±5V$  with 0000h corresponding to <sup>a</sup> –5V output and 0FFFh corresponding to <sup>a</sup> +5V output, as shown in Figure 99. Similarly, using the internal reference, <sup>a</sup> ±2.5V output voltage range can be achieved, as Figure 100 shows.



**Figure 99. Bipolar Output Range Using External Reference at 5V**



**Figure 100. Bipolar Output Range Using Internal Reference**



### **MICROPROCESSOR INTERFACING**

#### **DAC7564 to an 8051 Interface**

Figure 101 shows <sup>a</sup> serial interface between the DAC7564 and <sup>a</sup> typical 8051-type microcontroller. The setup for the interface is as follows: TXD of the 8051 drives SCLK of the DAC7564, while RXD drives the serial data line of the device. The SYNC signal is derived from <sup>a</sup> bit-programmable pin on the port of **Figure 102. DAC7564 to Microwire Interface** the 8051; in this case, port line P3.3 is used. When data are to be transmitted to the DAC7564, P3.3 is taken low. The 8051 transmits data in 8-bit bytes; thus, only eight falling clock edges occur in the Figure 103 shows a serial interface between the transmit cycle. To load data to the DAC, P3.3 is left DAC7564 and the 68HC11 microcontroller. SCK of transmit cycle. To load data to the DAC, P3.3 is left low after the first eight bits are transmitted; then, a the 68HC11 drives the SCLK of the DAC7564, while second write cycle is initiated to transmit the second the MOSI output drives the serial data line of the byte of data. P3.3 is taken high following the DAC. The SYNC signal derives from a port line byte of data. P3.3 is taken high following the completion of the third write cycle. The 8051 outputs (PC7), similar to the 8051 diagram. the serial data in a format that has the LSB first. The DAC7564 requires its data with the MSB as the first bit received. The 8051 transmit routine must therefore take this requirement into account, and *mirror* the data as needed.



#### **Figure 101. DAC7564 to 80C51/80L51 Interface**

### **DAC7564 to Microwire Interface**

Figure 102 shows an interface between the DAC7564 and any Microwire-compatible device. Serial data are shifted out on the falling edge of the serial clock and are clocked into the DAC7564 on the rising edge of the SK signal.





#### **DAC7564 to 68HC11 Interface**



#### **Figure 103. DAC7564 to 68HC11 Interface**

The 68HC11 should be configured so that its CPOL bit is '0' and its CPHA bit is '1'. This configuration causes data appearing on the MOSI output to be valid on the falling edge of SCK. When data are being transmitted to the DAC, the SYNC line is held low (PC7). Serial data from the 68HC11 are transmitted in 8-bit bytes with only eight falling clock edges occurring in the transmit cycle. (Data are transmitted MSB first.) In order to load data to the DAC7564, PC7 is left low after the first eight bits are transferred; then, <sup>a</sup> second and third serial write operation are performed to the DAC. PC7 is taken high at the end of this procedure.

SBAS413A–FEBRUARY 2008–REVISED MARCH 2008 ... **www.ti.com**

# **LAYOUT**

A precision analog component requires careful layout, adequate bypassing, and clean, well-regulated power supplies.

The DAC7564 offers single-supply operation, and is and is their internal logic switches states. This noise can<br>often used in close proximity with digital logic, easily couple into the DAC output voltage through often used in close proximity with digital logic, easily couple into the DAC output voltage through microcontrollers, microprocessors, and digital signal various paths between the power connections and microcontrollers, microprocessors, and digital signal various paths brocessors. The more digital logic present in the analog output. processors. The more digital logic present in the design and the higher the switching speed, the more difficult it is to keep digital noise from appearing at the output.

As a result of the single ground pin of the DAC7564, they are connected at the power-entry point. In all return currents (including digital and analog return addition, a  $1 \mu$ F to  $10 \mu$ F capacitor and 0.1 $\mu$ F bypass all return currents (including digital and analog return addition, a  $1\mu$ F to  $10\mu$ F capacitor and 0.1 $\mu$ F bypass currents for the DAC) must flow through a single capacitor are strongly recommended. In some currents for the DAC) must flow through a single capacitor are strongly recommended. In some point leally, GND would be connected directly to an situations, additional bypassing may be required, point. Ideally, GND would be connected directly to an situations, additional bypassing may be required, analog analog and  $Pi$ , analog ground plane. This plane would be separate such as a 100µF electrolytic capacitor or eve analog ground plane. This plane would be separate such as a 100µF electrolytic capacitor or even a *Pi*<br>from the ground connection for the digital stilter made up of inductors and capacitors—all from the ground connection for the digital filter made up of inductors and capacitors—all components until they were connected at the designed to essentially low-pass on the supply connected at the supply and the supply an power-entry point of the system.



The power applied to  $V_{DD}$  should be well-regulated and low noise. Switching power supplies and dc/dc converters often have high-frequency glitches or spikes riding on the output voltage. In addition, digital components can create similar high-frequency spikes

As with the GND connection,  $V_{DD}$  should be connected to <sup>a</sup> power-supply plane or trace that is separate from the connection for digital logic until



### **PARAMETER DEFINITIONS**

With the increased complexity of many different specifications listed in product data sheets, this section summarizes selected specifications related to digital-to-analog converters.

# **STATIC PERFORMANCE**

Static performance parameters are specifications range (%FSR). such as differential nonlinearity (DNL) or integral nonlinearity (INL). These are dc specifications and provide information on the accuracy of the DAC. They are most important in applications where the signal changes slowly and accuracy is required.

#### **Resolution**

different forms. Specifications such as IEC 60748-4 value. Offset error is measured in mV. recognize the numerical, analog, and relative resolution. The numerical resolution is defined as the number of digits in the chosen numbering system necessary to express the total number of steps of the transfer characteristic, where <sup>a</sup> step represents both <sup>a</sup> digital input code and the corresponding discrete analogue output value. The most commonly-used definition of resolution provided in data sheets is the numerical resolution expressed in bits.

#### **Least Significant Bit (LSB)**

The least significant bit (LSB) is defined as the smallest value in <sup>a</sup> binary coded system. The value of the LSB can be calculated by dividing the full-scale output voltage by 2<sup>n</sup>, where *n* is the resolution of the converter.

#### **Most Significant Bit (MSB)**

The most significant bit (MSB) is defined as the largest value in <sup>a</sup> binary coded system. The value of the MSB can be calculated by dividing the full-scale output voltage by 2. Its value is one-half of full-scale.

#### **Relative Accuracy or Integral Nonlinearity (INL)**

Relative accuracy or integral nonlinearity (INL) is defined as the maximum deviation between the real transfer function and <sup>a</sup> straight line passing through the endpoints of the ideal DAC transfer function. DNL

### **Differential Nonlinearity (DNL)**

Differential nonlinearity (DNL) is defined as the maximum deviation of the real LSB step from the ideal 1LSB step. Ideally, any two adjacent digital The gain temperature coefficient is defined as the codes correspond to output analog voltages that are change in gain error with changes in temperature.<br>Exactly one LSB apart. If the DNL is less than 1LSB, The gain temperature coefficient is expressed in ppm the DAC is said to be monotonic.  $\qquad \qquad$  of FSR/°C.

#### **Full-Scale Error**

Full-scale error is defined as the deviation of the real full-scale output voltage from the ideal output voltage while the DAC register is loaded with the full-scale code. Ideally, the output should be  $V_{DD} - 1$  LSB. The full-scale error is expressed in percent of full-scale

#### **Offset Error**

The offset error is defined as the difference between actual output voltage and the ideal output voltage in the linear region of the transfer function. This difference is calculated by using <sup>a</sup> straight line defined by two codes. Since the offset error is defined Generally, the DAC resolution can be expressed in by a straight line, it can have a negative or positve

#### **Zero-Code Error**

The zero-code error is defined as the DAC output voltage, when all '0's are loaded into the DAC register. Zero-scale error is <sup>a</sup> measure of the difference between actual output voltage and ideal output voltage (0V). It is expressed in mV. It is primarily caused by offsets in the output amplifier.

#### **Gain Error**

Gain error is defined as the deviation in the slope of the real DAC transfer characteristic from the ideal transfer function. Gain error is expressed as <sup>a</sup> percentage of full-scale range (%FSR).

#### **Full-Scale Error Drift**

Full-scale error drift is defined as the change in full-scale error with <sup>a</sup> change in temperature. Full-scale error drift is expressed in units of %FSR/°C.

#### **Offset Error Drift**

Offset error drift is defined as the change in offset error with <sup>a</sup> change in temperature. Offset error drift is expressed in  $\mu$ V/ $\degree$ C.

#### **Zero-Code Error Drift**

is measured in LSBs. The state of the code error drift is defined as the change in zero-code error with <sup>a</sup> change in temperature. Zero-code error drift is expressed in  $\mu$ V/ $\rm ^{\circ}$ C.

#### **Gain Temperature Coefficient**

The gain temperature coefficient is expressed in ppm

#### SBAS413A–FEBRUARY 2008–REVISED MARCH 2008 ... **www.ti.com**

#### **Power-Supply Rejection Ratio (PSRR) Channel-to-Channel DC Crosstalk**

Power-supply rejection ratio (PSRR) is defined as the Channel-to-channel dc crosstalk is defined as the dc ratio of change in output voltage to <sup>a</sup> change in change in the output level of one DAC channel in supply voltage for a full-scale output of the DAC. The response to a change in the output of another DAC PSRR of <sup>a</sup> device indicates how the output of the channel. It is measured with <sup>a</sup> full-scale output DAC is affected by changes in the supply voltage. change on one DAC channel, while monitoring PSRR is measured in decibels (dB). The another DAC channel remains at midscale; it is

#### **Monotonicity**

Monotonicity is defined as <sup>a</sup> slope whose sign does not change. If a DAC is monotonic, the output AC crosstalk in a multi-channel DAC is defined as the changes in the same direction or remains at least amount of ac interference experienced on the output constant for each step increase (or decrease) in the of <sup>a</sup> channel at <sup>a</sup> frequency (f) (and its harmonics), input code. when the output of an adjacent channel changes its

### **DYNAMIC PERFORMANCE**

Dynamic performance parameters are specifications such as settling time or slew rate, which are important in applications where the signal rapidly changes and/or high frequency signals are present.

#### **Slew Rate**

The output slew rate (SR) of an amplifier or other electronic circuit is defined as the maximum rate of change of the output voltage for all possible input signals. The contract of the contract of the measured in dB.

$$
SR = \max \left[ \left| \frac{\Delta V_{OUT}(t)}{\Delta t} \right| \right]
$$

Where  $\Delta V_{\text{OUT}}(t)$  is the output produced by the amplifier as <sup>a</sup> function of time *t*.

### **Output Voltage Settling Time**

Settling time is the total time (including slew time) for the DAC output to settle within an error band around its final value after <sup>a</sup> change in input. Settling times are specified to within ±0.003% (or whatever value is specified) of full-scale range (FSR).

#### **Code Change/Digital-to-Analog Glitch Energy**

Digital-to-analog glitch impulse is the impulse injected into the analog output when the input code in the DAC register changes state. It is normally specified  $f_S/2$ . A spur is any frequency bin on a spectrum as the area of the glitch in nanovolts-second (nV-s), analyzer, or from a Fourier transform, of the analog and is measured when the digital input code changes output of the DAC. SFDR is specified in decibels<br>by 1LSB at the maior carry transition.<br>relative to the carrier (dBc). by 1LSB at the major carry transition. The matrice of the carrier (dBc).

Digital feedthrough is defined as impulse seen at the SINAD includes all the harmonic and outstanding output noise output of the DAC from the digital inputs of the DAC. Spurious components in the definition of output noise<br>It is measured when the DAC output is not updated. It spower in addition to quantizing any internal random It is measured when the DAC output is not updated. It power in addition to quantizing any internal random<br>is specified in nV-s, and measured with a full-scale noise power. SINAD is expressed in dB at a specified is specified in nV-s, and measured with a full-scale noise power. SINAD is expressed in d<br>code change on the data bus: that is, from all '0's to input frequency and sampling rate,  $f_s$ . code change on the data bus; that is, from all '0's to  $\qquad$  input frequency and sampling rate, f<sub>s</sub>. all '1's and vice versa.

expressed in LSB.

#### **Channel-to-Channel AC Crosstalk**

value at the rate of frequency (f). It is measured with one channel output oscillating with <sup>a</sup> sine wave of 1kHz frequency while monitoring the amplitude of 1kHz harmonics on an adjacent DAC channel output (kept at zero scale); it is expressed in dB.

#### **Signal-to-Noise Ratio (SNR)**

Signal-to-noise ratio (SNR) is defined as the ratio of the root mean-squared (RMS) value of the output signal divided by the RMS values of the sum of all other spectral components below one-half the output frequency, not including harmonics or dc. SNR is

#### **Total Harmonic Distortion (THD)**

Total harmonic distortion <sup>+</sup> noise is defined as the ratio of the RMS values of the harmonics and noise to the value of the fundamental frequency. It is expressed in <sup>a</sup> percentage of the fundamental frequency amplitude at sampling rate  $f_s$ .

#### **Spurious-Free Dynamic Range (SFDR)**

Spurious-free dynamic range (SFDR) is the usable dynamic range of <sup>a</sup> DAC before spurious noise interferes or distorts the fundamental signal. SFDR is the measure of the difference in amplitude between the fundamental and the largest harmonically or non-harmonically related spur from dc to the full Nyquist bandwidth (half the DAC sampling rate, or

### **Digital Feedthrough Signal-to-Noise plus Distortion (SINAD)**





#### **DAC Output Noise Density Full-Scale Range (FSR)**

Output noise density is defined as Full-scale range (FSR) is the difference between the internally-generated random noise. Random noise is maximum and minimum analog output values that the characterized as a spectral density  $(nV/\sqrt{Hz})$ . It is DAC is specified to provide; typically, the maximum measured by loading the DAC to midscale and and minimum values are also specified. For an *n*-bit measuring noise at the output.<br>DAC, these values are usually given as the values

#### **DAC Output Noise**

DAC output noise is defined as any voltage deviation of DAC output from the desired value (within <sup>a</sup> particular frequency band). It is measured with <sup>a</sup> DAC channel kept at midscale while filtering the output voltage within <sup>a</sup> band of 0.1Hz to 10Hz and measuring its amplitude peaks. It is expressed in terms of peak-to-peak voltage  $(V_{\text{pp}})$ .

#### **www.ti.com** ... SBAS413A–FEBRUARY 2008–REVISED MARCH 2008

**[DAC7564](http://focus.ti.com/docs/prod/folders/print/dac7564.html)**

DAC, these values are usually given as the values matching with code 0 and 2<sup>n</sup>.

**IMENTS** 

### **PACKAGING INFORMATION**



**(1)** The marketing status values are defined as follows:

**ACTIVE:** Product device recommended for new designs.

**LIFEBUY:** TI has announced that the device will be discontinued, and a lifetime-buy period is in effect.

**NRND:** Not recommended for new designs. Device is in production to support existing customers, but TI does not recommend using this part in a new design.

**PREVIEW:** Device has been announced but is not in production. Samples may or may not be available.

**OBSOLETE:** TI has discontinued the production of the device.

**(2)** Eco Plan - The planned eco-friendly classification: Pb-Free (RoHS), Pb-Free (RoHS Exempt), or Green (RoHS & no Sb/Br) - please check <http://www.ti.com/productcontent> for the latest availability information and additional product content details. **TBD:** The Pb-Free/Green conversion plan has not been defined.

Pb-Free (RoHS): TI's terms "Lead-Free" or "Pb-Free" mean semiconductor products that are compatible with the current RoHS requirements for all 6 substances, including the requirement that lead not exceed 0.1% by weight in homogeneous materials. Where designed to be soldered at high temperatures, TI Pb-Free products are suitable for use in specified lead-free processes.

**Pb-Free (RoHS Exempt):** This component has a RoHS exemption for either 1) lead-based flip-chip solder bumps used between the die and package, or 2) lead-based die adhesive used between the die and leadframe. The component is otherwise considered Pb-Free (RoHS compatible) as defined above.

**Green (RoHS & no Sb/Br):** TI defines "Green" to mean Pb-Free (RoHS compatible), and free of Bromine (Br) and Antimony (Sb) based flame retardants (Br or Sb do not exceed 0.1% by weight in homogeneous material)

**(3)** MSL, Peak Temp. -- The Moisture Sensitivity Level rating according to the JEDEC industry standard classifications, and peak solder temperature.

**Important Information and Disclaimer:**The information provided on this page represents TI's knowledge and belief as of the date that it is provided. TI bases its knowledge and belief on information provided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and continues to take reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals. TI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release.

In no event shall TI's liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI to Customer on an annual basis.

**TEXAS TRUMENTS** www.ti.com 15-Mar-2008

# **TAPE AND REEL INFORMATION**





# **QUADRANT ASSIGNMENTS FOR PIN 1 ORIENTATION IN TAPE**







# **PACKAGE MATERIALS INFORMATION**



\*All dimensions are nominal



# **MECHANICAL DATA**

MTSS001C – JANUARY 1995 – REVISED FEBRUARY 1999

# **14 PINS SHOWN**

#### **PW (R-PDSO-G\*\*) PLASTIC SMALL-OUTLINE PACKAGE**

**0,30 0,65**  $\rightarrow$   $\leftarrow$   $\rightarrow$   $\leftarrow$   $\rightarrow$   $\leftarrow$   $\frac{0,30}{0.40}$   $\oplus$  0,10  $\circ$ **0,19 14 8**  $\Box$  $\overline{H}$ **0,15 NOM 4,50 6,60 4,30 6,20** ↑ **Gage Plane**  $\bigcirc$ ÷  $\begin{array}{c} \begin{array}{c} \begin{array}{c} \begin{array}{c} \end{array} \end{array} \end{array} \end{array} \end{array}$  $\Box$  $\Box$ ▯  $\Box$  $\Box$ П **0,25 1 7 0**°**–8**° **A 0,75 0,50 Seating Plane 0,15**  $\sim$  0,10 **1,20 MAX 0,05 PINS \*\* 8 14 16 20 24 28 DIM** A MAX 3,10 5,10 5,10 6,60 7,90 9,80 4,90 A MIN 2,90 4,90 7,70 9,60 6,40 **4040064/F 01/97**

NOTES: A. All linear dimensions are in millimeters.

- B. This drawing is subject to change without notice.
- C. Body dimensions do not include mold flash or protrusion not to exceed 0,15.
- D. Falls within JEDEC MO-153



#### **IMPORTANT NOTICE**

Texas Instruments Incorporated and its subsidiaries (TI) reserve the right to make corrections, modifications, enhancements, improvements, and other changes to its products and services at any time and to discontinue any product or service without notice. Customers should obtain the latest relevant information before placing orders and should verify that such information is current and complete. All products are sold subject to TI's terms and conditions of sale supplied at the time of order acknowledgment.

TI warrants performance of its hardware products to the specifications applicable at the time of sale in accordance with TI's standard warranty. Testing and other quality control techniques are used to the extent TI deems necessary to support this warranty. Except where mandated by government requirements, testing of all parameters of each product is not necessarily performed.

TI assumes no liability for applications assistance or customer product design. Customers are responsible for their products and applications using TI components. To minimize the risks associated with customer products and applications, customers should provide adequate design and operating safeguards.

TI does not warrant or represent that any license, either express or implied, is granted under any TI patent right, copyright, mask work right, or other TI intellectual property right relating to any combination, machine, or process in which TI products or services are used. Information published by TI regarding third-party products or services does not constitute <sup>a</sup> license from TI to use such products or services or <sup>a</sup> warranty or endorsement thereof. Use of such information may require <sup>a</sup> license from <sup>a</sup> third party under the patents or other intellectual property of the third party, or <sup>a</sup> license from TI under the patents or other intellectual property of TI.

Reproduction of TI information in TI data books or data sheets is permissible only if reproduction is without alteration and is accompanied by all associated warranties, conditions, limitations, and notices. Reproduction of this information with alteration is an unfair and deceptive business practice. TI is not responsible or liable for such altered documentation. Information of third parties may be subject to additional restrictions.

Resale of TI products or services with statements different from or beyond the parameters stated by TI for that product or service voids all express and any implied warranties for the associated TI product or service and is an unfair and deceptive business practice. TI is not responsible or liable for any such statements.

TI products are not authorized for use in safety-critical applications (such as life support) where <sup>a</sup> failure of the TI product would reasonably be expected to cause severe personal injury or death, unless officers of the parties have executed an agreement specifically governing such use. Buyers represent that they have all necessary expertise in the safety and regulatory ramifications of their applications, and acknowledge and agree that they are solely responsible for all legal, regulatory and safety-related requirements concerning their products and any use of TI products in such safety-critical applications, notwithstanding any applications-related information or support that may be provided by TI. Further, Buyers must fully indemnify TI and its representatives against any damages arising out of the use of TI products in such safety-critical applications.

TI products are neither designed nor intended for use in military/aerospace applications or environments unless the TI products are specifically designated by TI as military-grade or "enhanced plastic." Only products designated by TI as military-grade meet military specifications. Buyers acknowledge and agree that any such use of TI products which TI has not designated as military-grade is solely at the Buyer's risk, and that they are solely responsible for compliance with all legal and regulatory requirements in connection with such use.

TI products are neither designed nor intended for use in automotive applications or environments unless the specific TI products are designated by TI as compliant with ISO/TS 16949 requirements. Buyers acknowledge and agree that, if they use any non-designated products in automotive applications, TI will not be responsible for any failure to meet such requirements.

Following are URLs where you can obtain information on other Texas Instruments products and application solutions:



Mailing Address: Texas Instruments, Post Office Box 655303, Dallas, Texas 75265 Copyright © 2008, Texas Instruments Incorporated